(19) (11) Publication number: **01026243 A**

Generated Document.

PATENT ABSTRACTS OF JAPAN

(21) Application number: 63034027

(22) Application date: 18.02.88

(51) Intl. Cl.: G06F 11/26 G06F 15/20

(30) Priority: 25.02.8723.04.87 JPJP 62 4034362100287

(43) Date of application publication: 27.01.89

(84) Designated contracting states:

(71) Applicant: NEC CORP

(72) Inventor: KURASHITA MASAHIRO
NOMIZU NORINAGA

(74) Representative:

(54) HARDWARE LOGICAL SIMULATOR

(57) Abstract:

PURPOSE: To easily detect the coverage of simulation by writing and reading prescribed data in and out of an address of a storage means determined according to the state of a specified signal group after variation at the time of simulation.

CONSTITUTION: A specifying means 2 which specifies a signal group in a simulation model and an incorporating means 3 which generates a storage means inputting the specified signal group as an address and incorporates it in the model are provided. Further, a writing means 1 which writes the prescribed data in the address of the storage means determined according to the state of the state of the signal group specified by the specifying means 2 after the variation at the end of simulation and a reading means 5 which reads the stored data are provided. The storage data in the storage means are checked after the end of the simulation and its unwritten address shows a combination where simulation is not performed. Consequently, the combination where no simulation is performed is regarded as a target, a repeated test case is eliminated, and efficient simulation for sufficient logical verification becomes possible.